Useful for introductory-level courses in Verilog Hardware Description Language, this book introduces the Verilog Hardware Description Language as a different way to explore concepts in digital and computer design. It shows how synthesis is a tool for automatically converting source code into hardware, using ASM charts and examples.